(0-728,909 SHEET /1 OF 1

INFORMATION DISCLOSURE CITATION PTO-1449		Customer Number 26615	ATTORNEY'S DKT NO. H1124 APPLICANT(S) Cyrus E. Tabery et al. FILING DATE December 8, 2003 APPLICATION NO. GROUP GROU		
U.S. PATENT DOCUMENTS					
EXAMINER'S INITIALS	PATENT NO. DATE	E . NAM	NE CLA	SS SUBCLASS	FILING DATE
		FOREIGN PATENT DO	CHMENTS		
EXAMINER'S INITIALS	PATENT NO. DATE			SS SUBCLASS	Translation Yes No
	OTHER DOCUMENTS	(Including Author, Ti	tle Date Pertinent 6	Pages Ftc.)	
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) Digh Hisamoto et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Transactions on Electron Devices, Vol. 47, No. 12, December 2000, pages 2320-2325. Yang-Kyu Choi et al., "Sub-20nm CMOS FinFET Technologies," 2001 IEEE, IEDM, pages 421-424. Xuejue Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 2001, pages 880-886.					
Xuejue Huang et al., "Sub 50-nm FinFET: PMOS," 1999 IEEE, IEDM, pages 67-70. Yang-Kyu Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.					
Examiner George Goudrean Date considered 7-051					

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).